العصل عالاقه مماره في لاهمان ، أبذل جهد المحي الله على المالين الميل الحلول الجاهزة .

Chapter 6

Review Questions

"Locality of reference" refers to:

A) data always being in cache

B) programs always referencing data in RAM

Coclustering of memory references

D) the requirement that forces us to use a large amount of expensive memory

Which of the following types of memory has the shortest (fastest) access time?

- A) cache memory
- B) main memory
- C) secondary memory

registers

A major advantage of direct mapped cache is its simplicity and ease of implementation. The main disadvantage of direct mapped cache is:

- A) it is more expensive than fully associative and set associative mapping
- its performance is degraded if two or more blocks that map to the same location are used alternately D) it does not allow the cache to store the tag that corresponds to the block currently residing in that cache

The average time required to reach a memory storage location and retrieve its contents is called: location

- A) latency
- B))response time
- て) hit time
- D) effective access time

Memory that is accessed by searching for content is called:

- A) read only memory
- B) erasable memory
- Dassociative memory
- D) virtual memory

Cache memory is effective because:

- A) it is very inexpensive
- B) it is very large
- C) it is very small
- D) of the principle of locality

Cache memory is typically positioned between:

- A) the CPU and RAM
- B) the CPU and the hard drive
- C) ROM and RAM
- D) none of the above

Cache mapping is necessary because: (A) the address generated by the CPU must be converted to a cache location B) cache is so small that its use requires a map C) cache is larger than main memory and mapping allows us to store multiple copies of each piece of data from main memory D) none of the above
The tag field of a main memory address is used to determine: A) if the cache entry is valid B) if the cache entry is the desired block C) if the memory address is valid D) none of the above
The offset field of a main memory address is used to determine: A) if the cache entry is valid B) if the cache entry is the desired block C) the location of the desired data in the cache block D) none of these
Cache replacement policies are necessary: A) to determine which cache mapping policy to use B) to determine which block in cache should be the victim block C) to decide where to put blocks when cache is empty D) all of the above
All of the following are cache replacement algorithms except: A) LRU B) FIFO C) random Thrashing
Assuming an 8-bit virtual address with pages of 32 bytes, the virtual address format is: A) 5 bits for the page and 3 bits for the offset B) 3 bits for the page and 5 bits for the offset C) 8 bits for the page and 32 bits for the offset D) 32 bits for the page and 8 bits for the offset
Cache memory improves performance by improving memory while virtual memory improve performance by increasing memory A) execution time/access time B) locality/access time C) access time/address space D) organization/paging
The purpose of a TLB is: A) to cache page table entries B) to cache frequently used data from memory C) to hold the starting address of the page table D) to hold the length of the page table



Suppose we have a byte-addressable computer using direct mapping with 16-bit main memory addresses and 32 blocks of cache. If each block contains 8 bytes, determine the size of the offset field.

Suppose we have a byte-addressable computer using direct mapping with 16-bit main memory addresses and 32 blocks of cache. If each block contains 8 bytes, determine the size of the tag field.

main memory

Size of tag Field = 16 - 5 - 3 = 8 bits

we have a hute addressed.

Suppose we have a byte-addressable computer using 2-way set associative mapping with 16-bit main memory addresses and 32 blocks of cache. If each block contains 8 bytes, determine the size of the offset offsel = 3 bits field.

استاتان

Suppose we have a byte-addressable computer using 2-way set associative mapping with 16-bit main memory addresses and 32 blocks of cache. If each block contains 8 bytes, determine the size of the set field.

of sets = 32 blocks = 16 set = 24
Size of set Field = 4 bits

Suppose we have a byte-addressable computer with a cache that holds 8 blocks of 4 bytes each. Assuming that each memory address has 8 bits, to which cache block would the hexadecimal address

0×09 = 0000 1001

0x09 map if the computer uses direct mapping?

Tag

000 010 01 >0 Xoq maps to block 2

Suppose we have a byte-addressable computer with a cache that holds 8 blocks of 4 bytes each. Assuming that each memory address has 8 bits, to which cache set would the hexadecimal address 0x1F

Block (111)2 => Block (7) map if the computer uses direct mapping?

Suppose the cache access time is 10ns, main memory access time is 200ns, and the cache hit rate is 90%. Assuming parallel (overlapped) access, what is the average access time for the processor to access

Avg Access time = Hx Access cache + (1-H) x Access mon = 0.9 (lox109) + (0.1) (200×109) = 9 X109 + 20 X109 = 29 X 109 = 29 n sec

Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing a total of 64K bytes of data, and blocks of 32 bytes. Show the format of a 24-bit memory address if the computer uses direct mapping.

Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing a total of 64K bytes of data, and blocks of 32 bytes. Show the format of a 24-bit memory address if the computer uses 4way set associative mapping.

Given a computer using a byte-addressable virtual memory system with a two-entry TLB, a 2-way set associative cache, and a page table for a process P. Assume cache blocks of size 8 bytes. Assume pages of size 16 bytes and a main memory of 4 frames. Assume the following TLB and page table for Process P:

Oi	3120 10 03 100 0110	
frame	TLB 0 3 4 1	Page size = frame size = 16 bytes = 27 Chb2 offset = 4 bits of Frames = 4 frames = 2 fram
7.	Page Table	
ſ	Valid	=> Frame field = 2 bits
	0 3 1 1 0 1	(3) From the table 3 8 pages = 23
	2 - 0	=> Page Field = 3 bits
Ì	$\begin{vmatrix} 3 & 2 & 1 \end{vmatrix}$	A_A_A_
	4 1 1	Page # Offset
	5 - 0	⇒ V.A
ļ	6 - 0	13 hite 4 bild
	171 - 1 0 1	1 3 3 1 1 4 3 1

How many bits are in a virtual address for process P?

of bits = 3+4 = 7 bits

50. Given a computer using a byte-addressable virtual memory system with a two-entry TLB, a 2-way set associative cache, and a page table for a record. associative cache, and a page table for a process P. Assume cache blocks of size 8 bytes. Assume pages of size 16 bytes and a main memory of 4 frames. Assume the following TLB and page table for Process P:

TLB 0 3 4 1	# of bits in physical address = 2 +4 = 6 bits
Page Table	

	Page Table		
	f	Valid	
0	3	1	
1	0	1	
2	-	0	
3	2	1	
4	1	1	
5	Γ	0	
2 3 4 5 6 7		0	
7	-	0	

How many bits are in a physical address?

